ECE 428 Programmable ASIC Design

FPGA Microprocessor

Part 2

Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901

How to make FPGA Microprocessor Faster?

- □ Register File
- □ Pipeline
 - Example: xr16 FPGA RISC microprocessor
- □ Cache Memory
- **Custom Instructions**
 - Solution Custom instruction for computing $A^*X^2 + B^*X + C$

□ Microprocessor with single register (accumulator)



Disadvantage: Microprocessor has to frequently access off-chip memory

- 1) Slow
- 2) Large power consumption
- 3) Increased memory traffic

□ Microprocessor with multiple registers (register file)



- Advantage: It reduces the frequency that the Microprocessor accesses off-chip memory
 - 1) Increase operation speed
 - 2) Reduce power consumption
 - 3) Reduce memory traffic
- For the above structure, the register file is preferred to have one write port and two read ports.

□ FPGA Implementation of Register File



- 1. During write operation, address 1 and address 2 have the same address and the same data is written into Register 1 and Register 2.
- 2. Two different memory locations can be read simultaneously by applying different addresses to Register 1 and Register 2

Register Implementation on Xilinx FPGAs



Xilinx XC4000 CLB

□ Instruction format for microprocessors with multiple registers

> Possible Format 1

Opcode	Destination	Operand 1	Operand 1
Add R1, R	2, R3		R1 = R2 + R3

> Possible Format 2

Opcode	Destination	Source	
Add R1, R2	2		R1 = R1 + R2
Load R1, [1	20]		R1 = Memory (120)
Store [120],	R1		Memory (120) $=$ R1

Introduction to Pipeline

□ Instruction execution without pipeline



□ Instruction execution with pipeline



Hardware Implementation

□ Non-pipelined architecture



The register store instructions, operands, and control signalsThe clock frequency is determined by the slowest unit in the above circuit

Hardware Implementation

Pipeline Stages

IF	ID	EXE
----	----	-----

□ Simple hardware Implementation



Structure Hazard

Structure hazards arise from resource conflicts when hardware cannot support all possible combinations of instructions in simultaneous overlapped execution



Structure Hazard

Solution 1:

Delay fetching instruction Store R1 by one clock cycle.



 Advantage: Less expensive to implement.
 Disadvantage: Degrade Performance; need design control circuit to detect resource hazard

Structure Hazard

□ Solution 2: Use separate memories for data and instructions



— Disadvantage: Expensive to implement.

— Advantage: Fast performance, less complicated control logic

Note:

- 1. This solution only alleviates the problem. There still exists resource hazards, *e.g. to execute instructions in the order of Store R1, Add R0.*
- 2. There are other structure hazards caused by other hardware conflicts.

Data Hazard

Data hazards arise when an instruction depends on the results of a previous instruction. Such hazards are generated if the previous instruction does not generate the results at the time the current instruction needs them.



Data Hazard

Solution 1: Data Forwarding







11-15

Data Hazard

□ Solution 2: Instruction re-ordering

Original Instruction order	Re-ordered Instructions
Add R0, R1	Add R0, R1
AND R0, R2 Data hazard	Add R5, R6
Add R5, R6	AND R0, R2 - No Data
	hazard

Note:

- 1. Data forwarding is a hardware-based approach and instruction re-ordering is software-based approach.
- 2. Even both approaches are used, data hazards can not completely avoided.

Control Hazard

- Control hazards are caused jump and other instructions that change PC value.
 - For the microprocessor shown in slide 11-6, we assume that a jump instruction changes PC register value at its execution cycle.



Design Example: xr16 FPGA Microprocessor

- Developed by Jan Gary, Gary Research LLC (*www.fpgacpu.org*)
- □ RISC Architecture
- □ 16-bit instructions
- □ Register file contains 16 16-bit registers
- □ Load/Store architecture
- □ Three stage pipeline (IF, ID, EXE)
- □ Memory is byte addressable

Instructions of xr16 Microprocessor

Hex	Fmt	Assembler	Semantics	Ν
0 <i>dab</i>	rrr	add rd,ra,rb	rd = ra + rb;	1
1 dab	rrr	sub rd,ra,rb	rd = ra - rb;	1
2 dai	rri	addi rd,ra,imm	rd = ra + imm;	1
3 d * b	rr	{and or xor andn adc	rd = rd op rb;	1
		sbc} rd,rb		
4 d*i	ri	{andi ori xori andni	rd = rd op imm;	1
		adci sbci slli slxi		
		srai srli srxi}rd,imm		
5dai	rri	lw rd,imm(ra)	rd = *(int*)(ra+imm);	2
6 dai	rri	lb rd,imm(ra)	rd = *(byte*)(ra+imm);	2
8dai	rri	sw rd,imm(ra)	*(int*)(ra+imm) = rd;	2
9 dai	rri	<pre>sb rd,imm(ra)</pre>	*(byte*)(ra+imm) = rd;	2
A dai	rri	jal rd,imm(ra)	rd = pc, pc = ra + imm;	3
B*dd	br	{br brn beq bne bc	if (<i>cond</i>) $pc \neq 2*disp8;$	*
		bnc bv bnv blt bge		
		ble bgt bltu bgeu		
		bleu bgtu} label		
Ciii	i12	call func	r15 = pc, pc = imm12 <<4;	3
Diii	i12	imm imm12	$\operatorname{imm'next}_{15:4} = \operatorname{imm12};$	1
				_

11-19

xr16 Design Hierarchy



xr16 Pipeline Stages

□ IF: Instruction Fetch

 \succ Fetch instruction

 \succ Update PC \leftarrow PC+2

DC: Instruction Decoding and Register File Access

Decode instructions

Read Register operand

□ EX: Execute Instruction

Perform arithmetic or logic operation

Update PC for jump instructions

 \succ Access memory to perform load or store instructions

Exception for Load/Store Instructions

A Load or Store instruction need two execution cycles to complete



- The execution of Load or Store needs to access memory, which make it longer
- Alternative solution is to slow down clock such that it possible to complete a load or store operation within a clock cycle. However, this solution is not favored because it will significantly slow down the overall performance

Alternative solution	IF	DC	EX

Data Hazards

Example: ANDi R0, 7, Addi R2, R0, 7



Data Forwarding

□ Structure Hazards Caused by Memory Access

✓ Scenario 1: Memory is not ready when fetching the next instruction



Solution: Disable clock that goes to pipeline registers during t3 cycle



□ Structure Hazards Caused by Memory Access

✓ Scenario 2: execution of Load or Store instructions

t1	t2	t3	t4	t5	t6		
IF_{L}	DCL	EX _{L1}	EX _{L2}		(Lo	ad instruc	tion)
	IF_2	DC_2		EX ₂			
		IF_3		DC ₃	EX_3		
				IF_4	DC ₄	EX_4	
			Î				

Load Instruction accesses memory at this clock cycle, So, new instruction can not be fetched at this clock cycle



- t3 cycle: Instruction 3 is fetched from memory and stored into Temp. Reg.
- t4 cycle: Pipeline registers remain the same data (by disabling their clock) and complete the Load instruction
- T5 cycle: Fetch instruction 4 from memory (IF₄)
 Load instruction 3 from Temp. Reg. into Pipeline Reg. 1 (DC₃)
 Load operands and ALU op-code into Pipeline Reg. 2 (EX₂)

- □ Microprocessor speed is normally faster than memory speeds
- □ Smaller memories are faster than larger memories
- Principle of Locality
 - Temporal locality: recently accessed data or instructions are likely to be accessed in the near future
 - Spatial locality: items (data or instructions) whose addresses are near close tend to be referenced close together.

Introduction to Cache Memory

□ Memory hierarchy



- The flexibility of FPGA processors provides another option to improve system performance by implementing custom instructions for critical computations.
 - For example: in an application function $A \cdot X^2 + B \cdot X + C$ is frequently evaluated.
 - If this function is evaluated with a general purpose microprocessor, a small procedure consisting of multiple instructions (such as mul, load, store) need to be executed, which is slow. To improve performance, higher clock frequency is needed
 - If this function is evaluated with an FPGA microprocessor, a custom instruction can be implemented to calculate the function. Only a single instruction is executed to evaluate the function. Even if the FPGA microprocessor has a slower clock frequency, it may still outperform the general purpose microprocessor

Custom Instructions

Custom Instruction for computing $A \cdot X^2 + B \cdot X + C$



Custom Instructions

□ Execution of the Custom Instruction

	t7	t6	t5	t4	t3	t2	t1
Regular instruction)	(R				EX_3	DC ₂	IF ₁
Custom instruction)	(C	EX _{C3}	EX _{C2}	EX _{C1}	DC_{C}	IF_{C}	
			EX ₃	DC_3	IF ₃		
	EX_4		DC ₄	IF_4			
EX_4	DC ₄		IF_4				

Overview



- 8-bit RISC device
- 256 addressable 8-bit Input ports
- 256 addressable 8-bit Output ports
- 16 GPRs (General Purpose Registers)- No dedicated accumulator register as the ALU (Arithmetic Logic Unit) can be coupled to any GPR.
- 1024 instruction memory (Maximum length)
- 64-byte internal scratch pad RAM- Used to store the contents of any of the 16 GPRs giving more scope for the use of internal variables
- 31 entry stack provides a significant nested 'CALL' depth
- 18-Bit instructions
- Carry and Zero Flags

PicoBlaze Architecture



Figure 5: PicoBlaze Architecture

2703

PicoBlaze Layout



Figure 2: FPGA Editor View of a PicoBlaze Macro in an XC2S50E Spartan-IIE Device



x213_4_121302

Download PicoBlaze IP

http://www.xilinx.com/ipcenter/processor_central/picoblaze/index.htm

Using PicoBlaze in your design

component kcpsm		
Port (address	:	out std_logic_vector(7 downto 0);
instruction	:	<pre>in std_logic_vector(15 downto 0);</pre>
port_id	:	out std_logic_vector(7 downto 0);
write_strobe	:	out std_logic;
out_port	:	out std_logic_vector(7 downto 0);
read_strobe	:	out std_logic;
in_port	:	<pre>in std_logic_vector(7 downto 0);</pre>
interrupt	:	in std_logic;
reset	:	in std_logic;
clk	:	in std_logic);
end component;		

Figure 6: VHDL Component Declaration of KCPSM

□ Instruction sets, see Xilinx Application Notes: XAPP213.pdf

Programming PicoBlaze

• Programmed using Assembler Language

Class	Command	Flag	Syntax
Program Control	Х		JUMP, CALL, RETURN
Arithmetic	Х		ADD, ADDCY, SUB, SUBCY, COMPARE
Logical	Х		LOAD, AND, OR, XOR, TEST
Shift & Rotate	Х		SHIFT, ROTATE
Storage (Scratch Pad)	Х		STORE, FETCH
I/O	Х		INPUT, OUTPUT
Interrupt	Х		RETURNI, ENABLE, DISABLE
Status		Х	ZERO, CARRY

PicoBlaze Instruction Set Summary

Compile the program using KCPSM3

The generated HDL ROM code can be synthesized with other design modules.

The hex file generated can be loaded via JTAG interface after the circuit is implemented

Simulate your code with pBlazeIDE

😂 pBlaze IDE (C:\My_Projects\Xilinx	«\KCPSM\testbench-l.p	sm			
<u>File E</u> dit <u>V</u> iew <u>S</u>	ettings <u>H</u> elp					
D 🗁 🖬	🔒 🍙 🔳 🐁	à ở × i i	5 e 🔎	00000		6 6 0 6
Status Zero Carry Enable Interrupt Steady Edge Timer	\$00 lea \$01 sw: \$10 rau \$20 rou \$30 rau \$40 rou	pBlazIDE testbench ds DS nitches DS m DS ml DS ml DS ml DS	SOUT 0 SIN 1 SRAM \$10, SROM \$20, SROM \$30, SROM \$40,	15, 14, 13, 12, 11, 0, 1, 2, 3, 4, 5, 6 15, 14, 13, 12, 11, 0, 1, 2, 3, 4, 5, 6	10, 9, 8, 7, 6, 5, , 7, 8, 9, 10, 11, 10, 9, 8, 7, 6, 5, , 7, 8, 9, 10, 11,	leds \$00 • • • • • \$00 7 6 5 4 3 2 1 0 switches \$01 •
1000 * Registers s0X s1x 0 00 00 1 09 00	\$000 \$00010 • Te: \$001 \$00110 • \$002 \$0C001 • Te: \$003 \$37402 • \$004 \$0C101 • \$005 \$25400 •	stStackNZ: LO LO stStackNZ10: SU SI RE	DAD SOO, DAD SOI, BB SOO, ALL NZ, B <mark>B SOI,</mark> TT NZ	16 16 1 TestStackNZ10 1		
2 00 00 3 00 00 4 00 00	\$006 \$000FF • Te: \$007 \$001FF •	stStackC: LO LO	DAD s00, DAD s01,	\$FF \$FF	×	
5 00 00 ram \$10 0F 0E 0D 0C 0 0 1 2 3 ⋅	testbench-I.psm B 0A 09 08 07 06 05 04 4 5 6 7 8 9 A B	03 02 01 00 \$20 00 01 0 C D E F 0 1	02 03 04 05 06 07 2 3 4 5 6 7	'08090A0B0C0D0E0F 89ABCDEF	ram1 \$30 OF OE OD OC OB OA 09 O 0 1 2 3 4 5 6 3	8 07 06 05 04 03 02 01 00 7 8 9 A B C D E F
Assembler Assembler Assembler Program is Program is Program is	Phase 1: building : Phase 2: construct: Phase 3: building : s Paused s Started s Paused 17: 1	symbol table sing opcodes simulation objects	18 PC: tnn4	SP: 8 (\$08)	Shark: 404 404 404 404 404 4	:n4 \$n4 \$n4

http://www.mediatronix.com/pBlazeIDE.htm