ECE 428 Programmable ASIC Design

# FPGAs in DSP Applications

Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901

# Overview

#### □ Motivation

- > Digital Signal Processing (DSP) is one of the most active area in VLSI applications
- Traditionally, DSP algorithms are implemented either using general purpose DSP processors (Low speed, less expensive, flexible) or using ASICs (High speed, expensive, less flexible)
- FPGAs provide solutions that maintain both the advantages of the approach based on DSP processors and the approach based on ASICs

#### Outline

- Number Systems
  - Fixed-Point Number System
  - Floating-Point Number System
- VLSI Architectures for DSP Circuits
- Distributed Arithmetic Circuits

## Fixed-Point Number System

□ Binary number representation of fixed-point numbers

$$b_{n} b_{n-1} b_{n-2} \cdots b_{0} \bullet b_{-1} b_{-2} \cdots b_{-m}$$
$$= \sum_{i=1}^{n} b_{i} \bullet 2^{i} + \sum_{j=1}^{m} b_{j} \bullet 2^{j}$$

> Examples:

Binary	Decimal	Decimal	Binary
101.0101	> 5.3125	1.25	1.01
000.011	□=> 0.375	1.24	1.001111010•••

- ✓ If the binary number can have 8 bits for fractional part, we can use 1.00111101 (1.23828125) to approximate 1.24
- ✓ If the binary number can have 7 bits for fractional part, we can use 1.0011111 (1.2421875) to approximate 1.24

# Arithmetic Operations for Fixed-Point Numbers

#### □ Add/Subtract

$$b_{n} b_{n-1} b_{n-2} \cdots b_{0} \bullet b_{-1} b_{-2} \cdots b_{-m} \qquad B$$

$$+/- \qquad a_{n} a_{n-1} a_{n-2} \cdots a_{0} \bullet a_{-1} a_{-2} \cdots a_{-m} \qquad A$$

$$c \qquad S_{n} S_{n-1} S_{n-2} \cdots S_{0} \bullet S_{-1} S_{-2} \cdots S_{-m} \qquad S$$

The addition or subtraction of two fixed-point numbers can be performed by regular adder or subtracter if the "binary points" of the two numbers are aligned. The "binary point" remains the same position in the resulted number.



# Arithmetic Operations for Fixed-Point Numbers

#### □ Multiplication



For the convenience of hardware implementation, we prefer to have the product of a multiplication keeping the same length as the multiplicand or the multiplier (assume they have the same length). To achieve this, we normally truncate the least significant bits of the product.

#### □ Arithmetic operation with fixed word-length



# Arithmetic Operations for Fixed-Point Numbers

#### Normalized fixed-point numbers

- Scaling all the numbers involved in computation by a factor K such that all the numbers are within the range from 0 to 1
- Fixed-point number after normalization



Representation of Negative Numbers

□ Signed-magnitude numbers



Sign bit: 0 for positive number and 1 for negative number

#### □ 2's complementary numbers



Sign bit: 0 for positive number and 1 for negative number

Floating-Point Numbers

□ Scientific Notation

Binary Floating-Point Numbers



# Floating-Point Representation

# S Exponent

## Significand

- □ S represents Sign
  - (1 for negative number and 0 for positive number)
- □ Exponent represents yyyy
  - (It is a biased number, is is also called as excess-bias number. E.g. if a number A is a excess-8 coding, the real value of the number is A-8)
- □ Significand represents xxxxxxxx

 $(-1)^{S} * (1 + \text{Significand}) * 2^{(\text{Exponent - Bias})}$ 

12-9

Arithmetic Operations of Floating-Point Numbers

**Assume number**  $X = X_M \bullet 2^{X_E}$   $Y = Y_M \bullet 2^{Y_E}$ 

□ Addition/Subtraction:

$$X \pm Y = (X_M \bullet 2^{X_E - Y_E} \pm Y_M) \bullet 2^{Y_E} \qquad \text{Where } X_E < Y_E$$

- 1. Compute  $Y_E$ - $X_E$ , a fixed-point subtraction
- 2. Right shift  $X_M$  by  $Y_E$ - $X_E$  bits to obtain  $X_M$ • $2^{Xe-Ye}$
- 3. Compute  $X_M \cdot 2^{Xe-Ye} \pm Y_M$ , a fixed-point addition or subtraction

□ Multiplication:

$$X \bullet Y = (X_M \bullet Y_M) \bullet 2^{X_E + Y_E}$$

- 1. Compute  $X_M \cdot Y_M$ , a fixed-point multiplication
- 2. Compute  $X_E + Y_E$ , a fixed-point addition

#### □ Common DSP Functions that are implemented using VLSIs

- Filters (FIR, IIR)
- Fast Fourier Transform (FFT)
- Direct Cosine Transform (DCT)
- Encoder/decoder and error correction/detection functions

. . . . . .

#### □ FIR (Finite Impulse Response) Filter

$$y[n] = a_0 \bullet x[n] + a_1 \bullet x[n-1] + \dots + a_k \bullet x[n-k]$$

1. Y[n] is the output at n*th* clock cycle; X[n] is the input at n*th* clock cycle

2.  $a_0, a_1, \dots, a_{k-1}$  are filter coefficients

#### □ IIR (Infinite Impulse Response) Filter

$$y[n] = a_0 \bullet x[n] + \dots + a_k \bullet x[n-k] + b_1 \bullet y[n-1] + \dots + b_m \bullet y[n-m]$$

□ Example:

□ Canonic form implementation:



12-12

□ Pipelined implementation 1:



□ Pipelined implementation 2:



□ Pipelined implementation 3 (inverted form):



□ Pipelined implementation 4:



□ Pipelined implementation 5:



□ Parallel implementation 1:



□ Parallel implementation 2:



□ Parallel implementation 3:



□ Serial implementation:



#### □ Implementation of FIR filters with large number of taps

- Examples: implementation of a 16-tap FIR filter



□ Example:

$$y[n] = b_0 \bullet x[n] + b_1 \bullet x[n-1] + a_1 \bullet y[n-1] + a_2 \bullet x[n-2]$$

Direct Implementation:



□ Pipelined Implementation 1:



□ Pipelined Implementation 2:



# LUT-Based Multiplier

□ In many DSP circuits, multipliers always have one constant input.



 $\Box$  For the above multiplier, y[n] purely depends on x[n]. Thus,

a look-up table (LUT) can be used to implement the multiplier



For example, a 256×16 bit memory can be used to implement a 8-bit multiplier if one of its input is always constant.

Multiplication by using shift-and-add technique



 $\Box Calculate A \bullet Y_0 + B \bullet Y_1 + C \bullet Y_2 + D \bullet Y_3$ 



12-28

□ Serial Distributed Arithmetic for Computing  $A \cdot Y_0 + B \cdot Y_1 + C \cdot Y_2 + D \cdot Y_3$ 



 $\Box$  LUT-Based SDA for Computing  $A \bullet Y_0 + B \bullet Y_1 + C \bullet Y_2 + D \bullet Y_3$ 



LUT Technique for Distributed Arithmetic



□ SDA 16-MAC Circuit



12-32

□ SDA 16-Tap FIR Filter



#### Parallel Distributed Arithmetic



12-34