


PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?




15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
													0			I:0
																I:1
																I:4

Input image table shows 0 bit in I:1/2
XIO evaluates TRUE.

Input image table

PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?



Rung is
TRUE, so OTE is
TRUE.

Output image table


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
																O:2
											1					O:3
																O:5

et438b-10

2

PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?



Input image table

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
										1					0	I:2
																I:3
																I:4

Location I:2/5 = 1. XIC evaluates as TRUE..


Location I:3/0 = 0. XIO instruction evaluates as TRUE.

et438b-10

3

PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?




TRUE AND TRUE = TRUE
Output image will have 1
at address O:1/3

Output image table

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
																O:0
												1				O:1
																O:5

PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?



TRUE OR FALSE = TRUE
so rung is TRUE, OTE is TRUE

Output Image Table location
O:0/5 = 1. This output will be energized

Input image table

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
								1				0				I:0
																I:1
																I:4

Input image table shows I:0/0 = 1 and I:0/3 = 0

The first XIC instruction at input I:0/3 evaluates as a FALSE


XIC at input I:0/7 evaluates as TRUE (bit =1)

et438b-10

5

PROGRAMMING EXAMPLES

Rung Examples: What is the condition of the output instruction? (T/F)?



FALSE OR FALSE = FALSE
The rung evaluates FALSE

The instruction OTE evaluates FALSE

In the output image file, O:4/0 = 0 and output will not be energized

Input image table

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	addr
													1		0	I:0
															0	I:1

At input I:1/0 = 0,
XIC evaluates
FALSE

At input I:0/2 = 1, XIO
evaluates FALSE

et438b-10

6


Toggling Bits in the Bit File

The instructions XIC, XIO and OTE operate on bits in the B₄ bit file also. Use these bits like control relays in electromechanical schemes. Not related to I/O points

Rung Examples



B₃:2/2 = bit number 2 in word 2 of the B₃ file
This will be toggled by the input I:0/1



Input at location I:0/2 toggles the bit B₃:1/1


The XIC instruction acts like a seal-in contact in electromechanical systems

et438b-10

7

Timer Instructions

Timer on-delay (TON)



Operation:
when rung becomes TRUE, timer activates


Timer stops when rung becomes FALSE

Addressable Bits
DONE (DN) - bit set (1) when ACC=PRE
ENABLE (EN) - bit set (1) when rung TRUE
Timer Timing (TT) - bit set (1) when ACC<PRE and rung TRUE

ACCUM = ACC, accumulated time value since activation
PRESET = PRE, set time delay. depends on time base

Timer Instructions

Timer: off-delay (TOF)



Preset and Accumulator are the same as in TON

Addressable bits
DONE (DN) - bit is reset (0) when ACC = PRE
ENABLE (EN) - bit is set (1) when rung conditions TRUE
Timer Timing (TT) - bit is set (1) when rung conditions FALSE and ACC < PRE

et438b-10

9

Timer Instruction Examples

TRUE

FALSE

I:0
2

TON
TIMER DN-DELAY
TIMER T4:0
TIME BASE 0.01
PRESET 100
ACCUM 0

EN
DN

Timer T4:0 first timer in program

Time base 0.01 sec, preset to 100 (1 sec) delay

Initial conditions I:0/2 = 0
Rung evaluates FALSE

I:0/2 = 1 rung evaluates TRUE t = 0 sec

Bit status EN = 0 TT = 0 DN = 0


Bit status EN = 1 TT = 1 DN = 0

15	14	13		0
EN	TT	DN		INTERNAL USE ONLY
1	1			Preset Value (PRE)
0	0	0		Accumulated Value (ACC)

When PRE = ACC = 100
Bit status
EN = 1 TT = 0 DN = 1
EN = 1 until I:0/2 = 0

et438b-10 10

Off-Delay Timer Example




et438b-10

11

Timer Example

Example: Using a timer to turn on an output after a 3 second delay



Initial conditions: Input address I:1/3 = 0
 Rung 1 evaluates FALSE
 Timer Bit status EN = 0 TT = 0 DN = 0 PRE = 300


Rung 2 T4:0/DN = 0 XIC instruction evaluates FALSE so O:0/o = 0

et438b-10

12

Timer Example-Continued

Rung 2 T4:0/DN = 0 rung FALSE O:0/o = 0
Output is de-energized



At t = 3 seconds
Rung 1 I:1/3 = 1
PRE = ACC = 300
Timer bits EN = 1 TT = 0 DN = 1

Rung 2: T4:0/DN = 1 XIC evaluates TRUE
Rung is TRUE O:0/o = 1 Output energized

et438b-10

13

Counter Instructions

Counters used to accumulate a count of events that cause FALSE to TRUE transitions on the input to the counter rung

Count Up (CTU) and Count Down (CTD)

Count up instruction



Addressable Bits


Counter up enable (CU) = bit is set (1) when the rung goes TRUE

Counter Done (DN) = bit is set (1) when the preset and accumulated values are equal

Counter accumulator values are retentive.
The value is not cleared until a RES instruction is issued that addresses the counter

Counter Instructions

Count Down (CTD)



Counter decrements the preset value by 1 each time the rung makes FALSE-TRUE transition

When $ACCUM < PRESET$ the $DN = 1$

Underflow and Overflow conditions

Bit OV set (1) when $ACC = 32,767 + 1$


Bit UV set (1) when $ACC = -32768 - 1$

Counter Done bit (CD) = set (1) when rung is TRUE Reset when the rung is FALSE

The Reset Instruction

Reset (RES) - instruction used to reset timing and counting functions

Reset - output instruction resets counters and retentive timers having the same address as the RES instruction. Reset occurs when rung becomes TRUE




Input I:1/6 actuates RES instruction that clears counter C5:0
ACCUM = 0 CU = 0

et438b-10

16

Counter Addressing Example



When I:1/5 = 1, rung 1 evaluates TRUE
CTU increments

C5:1/CU = 1 when rung 1 TRUE Turning on
O:2/4

C5:1/DN bit will be set when
ACC = PRE = 100 setting O:2/5=1

The overflow bit C5:1\OV = 1 when
ACC = 32,767+1
Counter "wraps around" 32,767+1 = -
32,768

Programming Ladder Logic in a PLC

Ladder Logic is similar to PLC rungs **but not Identical**

Logical continuity **not equivalent** to electrical continuity


Programming Process

Must divide system into field inputs, field outputs and internal (bit) devices

Evaluate the function of the field contacts when assigning XIO and XIC instructions to field inputs

Programming Ladder Logic in a PLC

Example: Three wire motor starter control with overload protection relay




M1 is motor contactor coil, contact M1 is auxiliary contact mechanically linked to M1

Demonstrate operation

Programming Ladder Logic in a PLC

Defining Field Devices

Field Inputs



Start/Stop, M1 contact and OL contacts are **all field inputs** for PLC operation. Contacts located on external equipment.

M1 coil is a **field output**. PLC must energize the motor contactor coil based on the state of the inputs

Programming Ladder Logic in a PLC

Step 1 – Defining I/O and Developing External Wiring Diagrams

Define Address of I/O points and wire field devices to I/O points. Assume only slot 0 is populated with I/O points and all I/O 120 V ac

Inputs

STOP = I:0/0

START = I:0/1

OL = I:0/2

M1 = I:0/3


Output(s)

M1 = O:0/0

Contacts need a source of 120 V ac to actuate the electronics of the I/O cards (120 V ac I/O)

Programming Ladder Logic in a PLC

Module External Wiring



et438b-10

22

Programming Ladder Logic in a PLC

Step 2 – Converting Ladder Diagram into PLC Program

Having Field devices in the NC state does not automatically translate to XIC instruction (NC symbol)

Rung instructions must evaluate to TRUE for OTE instruction to evaluate TRUE and energizing the external hardware

Review logic of bit instructions



Logic of XIC

<u>Bit</u>	<u>Result</u>
1	TRUE
0	FALSE



Logic of XIO


<u>Bit</u>	<u>Result</u>
1	FALSE
0	TRUE

et438b-10

23

Programming Ladder Logic in a PLC

Step 2 – Converting Ladder Diagram into PLC Program



Programming rung exactly like ladder diagram will not work

Logic to implement
 (START OR M1) AND STOP AND OL = M1

False

M1 N.O.

OL N.C.

START PB N.O.



XIO evaluates as FALSE for STOP and OL contacts

STOP PB N.C.


Input Image Map (bit status)

et438b-10


24

Programming Ladder Logic in a PLC

PLC rung for motor control: note all instructions are XIC





Pressing START gives the following input image



Programming Ladder Logic in a PLC

Rung Logic After the Pressing Stop

XIC at input I:0/0 evaluates as FALSE



et438b-10 0 2 1 0