![]() |
ECE 428
Spring 2013 |
Lecture 1: | Introduction |
Lecture 2: | Fundamentals in digital IC design |
Lecture 3: | FPGA & CPLD Architectures |
Lecture 4: | Technologies for FPGA Programming |
Lecture 5: | FPGA logic cells |
Lecture 6: | Programmable Interconnect and I/O cells |
Lecture 7: | FPGA implementation of combinational logic |
Lecture 8: | FPGA sequential logic implementation |
Lecture 9: | Timing issues in FPGA synchronous circuits |
Lecture 10: | Timing issues in FPGA synchronous circuits |
Lecture 11: | Timing issues in ASICs with multiple clock domains |
Lecture 12: | FPGAs arithmetic circuits |
Lecture 13: | FPGAs in DSP applications |
Lecture 14: | FPGA microprocessors (part 1) |
Lecture 15: | FPGA microprocessors (part 2) |
Lecture 16: | Design example 1: A simple SDRAM tester |
Lecture 17: | Design example 2: Halftone pixel converter |
Lecture 18: | Design example 3: FPGA UART Implementation |
Lecture 19: | FPGA in-system configuration and partial reconfiguration |
Comments: Webmaster Copyright © 2012, Board of Trustees, Southern Illinois University, Privacy Policy |